#### Efficient Techniques for Sharing On-chip Resources in CMPs

**Ruisheng Wang** 

PhD Oral Defense 2017-05-09







"Apple Inc. plans to invest \$2 billion to build data centers ..." Wall Street Journal, 2015

"Google plans to build 12 new cloud-focused data centers in next 18 months ..."

bloomberg.com, 2016

"There are over 7,500 data centers worldwide, with over 2,600 in the top 20 global cities alone, and data center construction will grow 21% per year through 2018."

ciena.com, 2016

# "Various analyses estimate industry-wide utilization is between 6% and 12%."

"Reconciling High Server Utilization and Sub-millisecond Quality-of-Service" by Jacob Leverich and Christos Kozyrakis, 2014

# "Such WSCs tend to have relatively low average utilization, spending most of (their) time in the 10%–50% CPU utilization range."

"Data Center as a Computer" by Luiz Andre Barroso, Jimmy Clidaras, and Urs Holzle, 2013

## "Various analyses estimate industry-wide utilization is between 6% Overprovisioning!!! and12%."

"Reconciling High Server Utilization and Sub-

"S

mo

Workload Interference on Shared On-Chip Resources vely low average utilization, spending

"Data Center as a Computer" by Luiz Andre Barroso, Jimmy Clidaras, and Urs Holzle, 2013

#### **Resource Interference (Uncontrolled Sharing)**



#### **Resource Interference (Uncontrolled Sharing)**



#### **Resource Interference (Uncontrolled Sharing)**

User Facing Latency Critical (Web Search)





To enable aggressive workload collocation, shared on-chip resources need to be controlled in an efficient and effective way.



Memory Bandwidth

### Shared On-chip Resources

Last-Level Cache

- Partitioning-induced associativity loss
- Unpredictable miss rate curve



### Shared On-chip Resources

#### Last-Level Cache

- Partitioning-induced associativity loss
- Unpredictable miss rate curve

Off-Chip Memory Bandwidth

• Unfair/Unreasonable memory bandwidth allocation



## Shared On-chip Resources

#### Last-Level Cache

- Partitioning-induced associativity loss
- Unpredictable miss rate curve

#### Off-Chip Memory Bandwidth

• Unfair/Unreasonable memory bandwidth allocation

**On-Chip Network** 

• Expensive deadlock avoidance



#### My contributions

Efficient techniques for sharing last-level cache, off-chip memory bandwidth and on-chip network

My contributions

- Last-level Cache
  - Futility Scaling: High-Associativity Cache Partitioning (MICRO 2014)
  - Predictable Cache Protection Policy (under preparation for submission)
- Off-chip Memory Bandwidth
  - Analytical Model for Memory Bandwidth Partitioning (IPDPS 2013)
- On-Chip Network
  - Bubble Coloring: Low-cost Deadlock Avoidance Scheme (ICS 2013)

#### My contributions

Efficient techniques for sharing last-level cache, off-chip memory bandwidth and on-chip network

My contributions

- Last-level Cache
  - Futility Scaling: High-Associativity Cache Partitioning (MICRO 2014)
  - Predictable Cache Protection Policy (under preparation for submission)
- Off-chip Memory Bandwidth
  - Analytical Model for Memory Bandwidth Partitioning (IPDPS 2013)
- On-Chip Network
  - Bubble Coloring: Low-cost Deadlock Avoidance Scheme (ICS 2013)

#### An Analytical Performance Model for Memory Bandwidth Partitioning

### Shared Memory Bandwidth Management

Focus on fairness

• Fair Queue Memory System – divide the memory bandwidth equally for each application [Nesbit et al., 2006]

Focus on throughput

• ATLAS – prioritize the applications that have attained the least service over others [Kim et al., 2010a]

Focus on both throughput and fairness

 Thread Cluster Memory Scheduler – improves both system throughput and fairness by clustering different types of threads together [Kim et al., 2010b]

#### Shared Memory Bandwidth Management

Focus on fairness

• Fair Queue Memory System – divide the memory bandwidth equally for each application [Nesbit et al., 2006]

ATL partitioning schemes for different systemetrice
Over others [Kin performance objectives?]

Focus on both throughput and fairness

 Thread Cluster Memory Scheduler – improves both system throughput and fairness by clustering different types of threads together [Kim et al., 2010b]

#### Model for Memory Bandwidth Partitioning

$$\begin{array}{ll} \underset{X}{\text{maximize}} & \textit{SystemObjectiveFunction}(x) \\ \text{subject to} & \sum_{i=1}^{N} x_i \leq B, i=1, \ldots, N \end{array}$$

#### Model for Memory Bandwidth Partitioning

maximize SystemObjectiveFunction(x)  
subject to 
$$\sum_{i=1}^{N} x_i \le B, i = 1, ..., N$$

#### Common System Performance Objectives

Throughput-oriented:	Weighted Speedup / Sum of IPCs	
Fairness:	Minimum Fairness (Lowest Speedup)	
Balancing throughput and fairness:	Harmonic Weighted Speedup	

#### Single Application Performance Model

$$IPC_{shared,i} = \frac{APC_{shared,i}}{API_i} = \frac{x_i}{API_i}$$

- IPC: Instructions Per Cycle
- APC: memory Accesses Per Cycle
- API: memory Accesses Per Instruction

### Single Application Performance Model

$$IPC_{shared,i} = \frac{APC_{shared,i}}{API_i} = \frac{x_i}{API_i}$$

- IPC: Instructions Per Cycle
- APC: memory Accesses Per Cycle
- API: memory Accesses Per Instruction

#### Example

Assume an application takes 10,000 cycles to execute 1,000 instructions, during which it generates 100 memory accesses

- IPC = 1,000/10,000 = 0.1
- API = 100/1,000 = 0.1
- APC = 100/10,000 = 0.01

#### Harmonic Weighted Speedup

$$\begin{array}{ll} \underset{X}{\text{maximize}} & H_{sp} = \frac{N}{\sum_{i=1}^{N} \frac{IPC_{alone,i}}{IPC_{shared,i}}} = \frac{N}{\sum_{i=1}^{N} \frac{APC_{alone,i}}{x_i}} \\ \text{subject to} & \sum_{i=1}^{N} x_i \leq B, i = 1, \dots, N \end{array}$$

• Optimal Partitioning — Square\_root

$$\frac{x_i}{x_j} = \frac{\sqrt{APC_{alone,i}}}{\sqrt{APC_{alone,j}}}$$

#### Fairness



• Optimal Partitioning — Proportional

$$\frac{x_i}{x_j} = \frac{APC_{alone,i}}{APC_{alone,j}}$$

## Weighted Speedup

$$\begin{array}{ll} \underset{X}{\text{maximize}} & W_{sp} = \frac{1}{N} \sum_{i=1}^{N} \frac{IPC_{shared,i}}{IPC_{alone,i}} = \frac{1}{N} \sum_{i=1}^{N} \frac{x_i}{APC_{alone,i}} \\ \\ \text{subject to} & \sum_{i=1}^{N} x_i \leq B, i = 1, \dots, N \end{array}$$

- Optimal Partitioning Priority\_APC
  - A fractional Knapsack problem
  - The optimal memory request scheduling is to always prioritize the requests from an application with a lower APC<sub>alone</sub> over the ones from an application with a higher APC<sub>alone</sub>
  - Similarly, the optimal partitioning for sum of IPCs is **Priority\_API**

#### Relationship between Performance Objectives and Memory bandwidth Partitioning



Application 1

Application 2

$APC_{alone,1}$	_	1
$APC_{alone,2}$	_	4

**Uncontrolled Sharing** 

Best Fairness Proportional (1:4)

Best Harmonic Weighted Speedup Square\_root (1:2)

> Best Weighted Speedup Priority\_APC



### Relationship between Performance Objectives and Memory bandwidth Partitioning



## **Evaluation Methodology**

Full system simulator (Gem5) + Memory subsystem simulator (DRAMSim2)

#### System Configuration

Cores

• Four out of order cores

Caches

- L1 I-cache/D-cache
  - 32KB, 2-way, 1 ns, 64B line
- Private unified L2
  - 256KB, 8-way, 5 ns, 64B line

Memory

- DDR2-400
- tRP-tRCD-CL: 12.5-12.5-12.5ns

#### Workloads

- Benchmark: SPEC CPU 2006
- 14 Workloads
  - Mix 4 benchmarks
- RSD: Relative Standard Deviation of *APC<sub>alone</sub>s* of co-scheduled applications
- 7 Heterogeneous
  - RSD > 30
- 7 Homogeneous
  - RSD < 30





**Proportional** scheme achieves highest minimum fairness (> 50% improvement over **No\_partitioning**)



**Proportional** scheme achieves highest minimum fairness (> 50% improvement over **No\_partitioning**)



**Proportional** scheme achieves highest minimum fairness (> 50% improvement over **No\_partitioning**)

### **Results: Weighted Speedup**



### **Results: Weighted Speedup**



*Priority\_APC* achieves highest Weighted Speedup (64.2% improvement over **No\_Partitioning**)

#### Results: Harmonic Weighted Speedup



### Results: Harmonic Weighted Speedup



**Square\_root** scheme achieves highest Harmonic Weighted Speedup (20.3% improvement over **No\_partitioning**
# Summary of Bandwidth Partitioning Model

- Analytical model that establishes the relationship between memory bandwidth partitioning schemes and system performance objectives
- No one-size-fits-all
  - Based on the model, different optimal partitioning schemes for different performance objectives are derived

# Summary of Bandwidth Partitioning Model

- Analytical model that establishes the relationship between memory bandwidth partitioning schemes and system performance objectives
- No one-size-fits-all
  - Based on the model, different optimal partitioning schemes for different performance objectives are derived
- Extension for cache partitioning

$$IPC_{shared,i} = \frac{APC_{shared,i}}{API_{shared,i}} = \frac{memory\_bandwidth\_share_i}{F_i (cache\_capacity\_share_i)}$$

# Summary of Bandwidth Partitioning Model

- Analytical model that establishes the relationship between memory bandwidth partitioning schemes and system performance objectives
- No one-size-fits-all
  - Based on the model, different optimal partitioning schemes for different performance objectives are derived
- Extension for cache partitioning

$$IPC_{shared,i} = \frac{APC_{shared,i}}{API_{shared,i}} = \frac{memory\_bandwidth\_share_i}{F_i (cache\_capacity\_share_i)}$$

#### Predictable cache miss rate curve

#### Predictable Cache Protection Policy

# **Overview of Cache Protection Policies**

#### Insertion based Policy

What fraction of incoming lines will be protected?  $\Rightarrow$  insertion ratio  $\rho$ Bimodal Insertion Policy (BIP<sup>1</sup>)

- 1/32 (ρ) of incoming lines are inserted to MRU position
- The rest of incoming lines are inserted to LRU position

#### Protecting Distance based Policy

How long will existing lines be protected?  $\Rightarrow$  protecting distance  $d_p$ Protecting Distance based Policy (PDP<sup>2</sup>)

- An inserted/reused line is protected for d<sub>p</sub> accesses before its eviction
- An incoming line will bypass the cache if no unprotected candidates available

<sup>&</sup>lt;sup>1</sup>M. Qureshi, et al. "Adaptive insertion policies for high performance caching" ISCA 2007

<sup>&</sup>lt;sup>2</sup>N. Duong, et al. "Improving cache management policies using dynamic reuse distances" MICRO 2012

## **Overview of Cache Protection Policies**

#### Insertion based Policy

#### Protecting Distance based Policy

What fraction of incoming lines will How long will existing lines be protected? Why do we need predictability? Bir

- 1. Help the cache controller to enforce better  $d_p$  or  $\rho$ .
  - 2. Help the resource allocation algorithm to make intelligent decisions to share the cache.

inserted to LRU position

An incoming line will bypass the cache if no unprotected candidates available

<sup>1</sup>M. Qureshi, et al. "Adaptive insertion policies for high performance caching" ISCA 2007

<sup>2</sup>N. Duong, et al. "Improving cache management policies using dynamic reuse distances" MICRO 2012

# Predictable Cache Protection Policy (PCPP)

protected region



# Predictable Cache Protection Policy (PCPP)

protected region



#### Operations

On a hit

- 1. reset the hit line's age to zero
- 2. *promote* if the line is unprotected On a miss
  - 1. **demote** if candidate's age  $> d_p$
  - 2. if ① # of protected lines < s and</li>
    ② unprotected candidates exist
    - insert the incoming line
    - evict an unprotected candidate

otherwise  $\rightarrow$  **bypass** ( $\rho$ =1-bypass\_rate)

# Model Overview



# Model Overview



# Model Overview

#### Model

- Inputs ( $\rho$ ,  $d_p$ )
  - 1. On a miss, insert an incoming line into the cache at the probability of ho
  - 2. Protect the inserted/reused line for at least  $d_p$  accesses
- Outputs (h, s)
  - 1. What is the average number of protected lines over time (s)?
  - 2. What is the hit rate (*h*)?

How to characterize the cache access pattern of an application? PCPP Enforcer

- A  $d_p$ -protected reuse: an access whose reuse distance  $\leq d_p$
- A  $d_p$ -protected reuse streak: a sequence of consecutive  $d_p$ -protected reuses

- A  $d_p$ -protected reuse: an access whose reuse distance  $\leq d_p$
- A  $d_p$ -protected reuse streak: a sequence of consecutive  $d_p$ -protected reuses



- A  $d_p$ -protected reuse: an access whose reuse distance  $\leq d_p$
- A  $d_p$ -protected reuse streak: a sequence of consecutive  $d_p$ -protected reuses
- $N_{streak}(I, d_p)$ : number of  $d_p$ -protected reuse streaks whose length is I



- A  $d_p$ -protected reuse: an access whose reuse distance  $\leq d_p$
- A  $d_p$ -protected reuse streak: a sequence of consecutive  $d_p$ -protected reuses
- $N_{streak}(I, d_p)$ : number of  $d_p$ -protected reuse streaks whose length is I



- A  $d_p$ -protected reuse: an access whose reuse distance  $\leq d_p$
- A  $d_p$ -protected reuse streak: a sequence of consecutive  $d_p$ -protected reuses
- $N_{streak}(I, d_p)$ : number of  $d_p$ -protected reuse streaks whose length is I



- A  $d_p$ -protected reuse: an access whose reuse distance  $\leq d_p$
- A  $d_p$ -protected reuse streak: a sequence of consecutive  $d_p$ -protected reuses
- $N_{streak}(I, d_p)$ : number of  $d_p$ -protected reuse streaks whose length is I



## Average Reuse Streak Length (cactusADM)



# Average Reuse Streak Length (cactusADM)



Assumption: the insertions of incoming lines are independent.

Assumption: the insertions of incoming lines are independent.

Assumption: the insertions of incoming lines are independent.





## Model

• Hit model  $h(\rho)$ 

$$egin{aligned} h(
ho) &= rac{ ext{total hits}}{ ext{total accesses}} = rac{\sum_{l=1}^{\infty} N_{streaks}\left(l
ight) imes h_{streak}\left(l
ight)}{ ext{total accesses}} \ &\gtrsim H_{max}\left(1+rac{1}{\overline{L}}-rac{1}{
ho\overline{L}}
ight) = H_{max}-rac{H_{max}}{\overline{L}}\left(rac{1-
ho}{
ho}
ight) \end{aligned}$$

• Size model  $s(\rho)$ 

$$\begin{split} s(\rho) &= \frac{\text{lifetime of all lines}}{\text{total accesses}} = \frac{\text{total hits} \times \overline{D} + \text{total evictions} \times d_p}{\text{total accesses}} \\ &= \frac{\text{total hits}}{\text{total accesses}} \times \overline{D} + \frac{\text{total insertions}}{\text{total accesses}} \times d_p = h(\rho)\overline{D} + \rho(1 - h(\rho))d_p \end{split}$$

## Model

• Hit model  $h(\rho)$ 













"Knee": the point on the approximate curve that has the maximum distance from the linear reference line

$$ho_{knee}(d_p) = rac{1}{\sqrt{\overline{L} - rac{H_{max}}{\overline{L}(1 - H_{max})}}} pprox rac{1}{\sqrt{\overline{L}}}$$



"Knee": the point on the approximate curve that has the maximum distance from the linear reference line

$$ho_{knee}(d_p) = rac{1}{\sqrt{\overline{L} - rac{H_{max}}{\overline{L}(1 - H_{max})}}} pprox rac{1}{\sqrt{\overline{L}}}$$



"Knee": the point on the approximate curve that has the maximum distance from the linear reference line

$$ho_{knee}(d_p) = rac{1}{\sqrt{\overline{L} - rac{H_{max}}{\overline{L}(1 - H_{max})}}} pprox rac{1}{\sqrt{\overline{L}}}$$



"Knee": the point on the approximate curve that has the maximum distance from the linear reference line

$$ho_{knee}(d_p) = rac{1}{\sqrt{\overline{L} - rac{H_{max}}{\overline{L}(1 - H_{max})}}} pprox rac{1}{\sqrt{\overline{L}}}$$

Talus<sup>3</sup>: yield a hit rate curve that traces out the convex hull of a set of points

Apply Talus technique on (0,0), Knee points, Max points



<sup>3</sup>N. Beckmann and D. Sanchez."Talus: A simple way to remove cliffs in cache performance." HPCA 2015



# Profiling Average Reuse Streak Length

 $\overline{L} = \frac{\text{total reuses}}{\text{\# of reuse streaks}} = \frac{\text{total reuses}}{\text{\# of streak starts} - \text{\# of streak ends}}$
### Profiling Average Reuse Streak Length

 $\overline{L} = \frac{\text{total reuses}}{\text{\# of reuse streaks}} = \frac{\text{total reuses}}{\text{\# of streak starts} - \text{\# of streak ends}}$ 



Detecting the start of a reuse streak

### Implementation



### Implementation



#### Implementation



Results



Results



### **PCPP Summary**

- The reuse streak concept and the streak effect that explains the behaviors of a cache protection policy
- A precise and an approximate model to predict the performance of cache protection policy based on reuse streak information
- A runtime profiler for average reuse steak length and a practical cache protection policy that produces predictable miss rate curves

#### Conclusions

To enable aggressive workload collocation on a chip, shared on-chip resources needs to be managed in an efficient and effective way.

- Last-level cache
  - High-associativity cache partitioning
  - Predictable high-performance cache policy
- Off-chip memory bandwidth
  - Goal-oriented memory bandwidth allocation
- On-chip network
  - Low-cost deadlock avoidance

## **My Publications**

- Ruisheng Wang and Lizhong Chen, "Futility Scaling: High-Associativity Cache Partitioning", in Proceedings
  of the 47th IEEE/ACM International Symposium on Microarchitecture (MICRO), December 2014
- Lizhong Chen, Lihang Zhao, Ruisheng Wang and Timothy Mark Pinkston, "MP3:MinimizingPerformance Penalty for Power-gating of Clos Network-on-Chip", in Proceedings of the 20th IEEE International Symposium on High-Performance Computer Architecture (HPCA), February 2014
- Ruisheng Wang, Lizhong Chen and Timothy Mark Pinkston, "Bubble Coloring: Avoiding Routing- and Protocol-induced Deadlocks with Minimal Virtual Channel Requirement", in Proceedings of the 27th International Conference on Supercomputing (ICS), June 2013
- Ruisheng Wang, Lizhong Chen and Timothy Mark Pinkston, "An Analytical Performance Model for Partitioning Off-Chip Memory Bandwidth", in Proceedings of the 27th IEEE International Parallel & Distributed Processing Symposium (IPDPS), May 2013
- Lizhong Chen, Ruisheng Wang and Timothy Mark Pinkston, "Critical Bubble Scheme: An Efficient Implementation of Globally-aware Network Flow Control", in Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011)
- Yuho Jin, Ruisheng Wang, Woojin Choi and Timothy Mark Pinkston, "Thread Criticality Support in On- Chip Networks", in Proceedings of Third International Workshop on Network on Chip Architectures (NoCArc 2010), held in conjunction with the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-43)

# Thank You For Listening! Questions?